Calculator D5

Time-Graded Coordination with Inverter Anti-Islanding Delays

It’s like setting traffic lights for circuit breakers so they trip in the right order when a fault happens — but because solar and battery inverters respond slower than traditional power plants, we have to adjust the timing carefully.

Industry Applications
Community microgrids, military forward bases, island grids, data center backup systems
Key Standards
IEEE 1547-2018, UL 1741 SB, IEC 62400-1, NERC PRC-025-2
Typical Scale
50 kW – 50 MW inverter capacity; coordination spans 3–5 protection levels

⚠️ Why It Matters

1
Inverter-based resources lack rotational inertia and fault current contribution
2
Fault currents decay rapidly and lack sustained magnitude
3
Standard time-inverse overcurrent relays miscoordinate without delay compensation
4
Upstream breakers trip before downstream ones — causing unnecessary outages
5
Loss of selectivity undermines microgrid reliability and violates IEEE 1547-2018 interconnection requirements

📘 Definition

Time-graded coordination with inverter anti-islanding delays is a protection engineering methodology that sequences overcurrent relay operating times to ensure selective fault isolation in inverter-dominated microgrids, while explicitly accounting for the intentional delay (typically 0.1–2 s) introduced by anti-islanding protection algorithms to avoid nuisance tripping during grid disturbances.

🎨 Concept Diagram

Grid Connection PointInverterRelay BRelay AT_AI = 1.8 s → Relay B must trip before t=1.8sCTI = 0.4 s → Relay A waits t_B + 0.4 s

AI-generated illustration for visual understanding

💡 Engineering Insight

Never assume relay coordination margins derived from steady-state fault studies apply to inverter-rich systems — the critical window is the first 200 ms. If your relay hasn’t operated by t = T_AI − 50 ms, it likely won’t operate at all; this demands time-domain verification, not just TCC overlays.

📖 Detailed Explanation

Time-graded coordination traditionally relies on predictable, sustained fault currents from synchronous machines — where relays have ample time (hundreds of milliseconds to seconds) to discriminate between faults. In contrast, inverters limit fault current to ~1.2–1.5× rated current for only ~100–200 ms before entering current-limiting or shutdown mode. This creates a narrow 'coordination window' where relay timing must be precisely calibrated.

Anti-islanding delays (T_AI) — required by IEEE 1547-2018 to prevent premature disconnection during voltage dips or frequency excursions — introduce an unavoidable dead time before inverters stop contributing. During this delay, fault current may still be present but decaying; if downstream relays don’t operate before T_AI expires, upstream relays may trip first due to accumulated time margin errors or relay aging. Thus, T_AI becomes a hard boundary condition, not just a design parameter.

Advanced practice now employs adaptive relaying: relays that dynamically adjust pickup thresholds based on real-time inverter status signals (e.g., IEEE 2030.5 DER status bits), or use fault-current derivative (di/dt) detection to trigger faster on rapid current collapse. Some utilities (e.g., Hawaiian Electric) mandate 'T_AI-aware' relay firmware patches that lock out instantaneous elements until T_AI expires — eliminating race conditions between anti-islanding logic and overcurrent protection.

🔄 Engineering Workflow

Step 1
Step 1: Characterize inverter fault response (I_sc(t), decay rate, T_AI) via manufacturer datasheets & lab validation (e.g., RTDS/HIL testing)
Step 2
Step 2: Model worst-case fault scenarios (min/max generation, islanded vs grid-connected mode) using ETAP or PSCAD
Step 3
Step 3: Derive minimum detectable fault current and duration at each relay location
Step 4
Step 4: Select relay curve type and pickup/delay settings satisfying CTI ≥ max(T_AI) + 0.25 s + relay tolerance
Step 5
Step 5: Validate coordination margins across 100+ fault cases using time-domain simulation
Step 6
Step 6: Commission with staged fault injection (e.g., SEL-487B test mode) and verify sequence-of-events logs
Step 7
Step 7: Update settings quarterly based on inverter firmware updates and topology changes

📋 Decision Guide

Rock/Field Condition Recommended Design Action
Inverter penetration > 70% of feeder load; T_AI = 1.8 s (UL 1741 SB compliant) Use custom relay curves with flat-topped time-current characteristics above 2× pickup; set minimum operating time ≥ T_AI + 0.3 s
Downstream fault current < 1.2 × I_rated for >150 ms Replace electromechanical/standard digital relays with adaptive relays featuring dynamic pickup and memory-based fault detection
Feeder includes both legacy synchronous DG and inverter-based DG Implement hybrid coordination: use differential protection for inverter zones, time-graded for synchronous zones, with zone-transfer logic at coupling point

📊 Key Properties & Parameters

Anti-Islanding Delay (T_AI)

0.16 – 2.0 s

The intentional time delay between detection of islanding conditions and inverter shutdown, mandated by IEEE 1547-2018 to prevent false trips during transient grid events.

⚡ Engineering Impact:

Sets the minimum coordination time interval (CTI) floor — all downstream relays must clear faults faster than T_AI, or upstream relays must wait longer than T_AI + CTI.

Coordination Time Interval (CTI)

0.2 – 0.5 s

The minimum time difference required between the operating times of two adjacent protective devices to guarantee selective tripping under worst-case fault current conditions.

⚡ Engineering Impact:

Must be increased beyond conventional values (e.g., 0.3 s) when inverter fault current decays below relay pickup thresholds within milliseconds, requiring conservative relay curve selection.

Inverter Fault Current Contribution Ratio (I_fault / I_rated)

1.1 – 1.5 × I_rated (for 100 ms), decaying to <0.2 × I_rated after 200 ms

Ratio of peak symmetrical fault current supplied by an inverter to its rated AC output current, typically limited by internal current-limiting logic.

⚡ Engineering Impact:

Determines whether downstream relays can detect and clear faults before inverters throttle or shut down — low sustained current invalidates standard IEC/IEEE relay curves.

Relay Curve Type (IEC / IEEE)

IEC V.I. (t = 13.5 / (I/I_s)^2 − 1), IEEE Moderately Inverse (t = 0.0515 / (I/I_s)^2 − 0.114)

Mathematical time-current characteristic (e.g., IEC Standard Inverse, Very Inverse, Extremely Inverse) defining how relay operating time decreases as fault current increases.

⚡ Engineering Impact:

Extremely Inverse curves often fail coordination due to insufficient time margin at low fault currents; Very Inverse or custom ‘microgrid-tuned’ curves are preferred.

📐 Key Formulas

Minimum Relay Operating Time

t_min = T_AI + CTI + t_relay_tolerance

Ensures downstream relay clears before upstream device initiates operation, accounting for anti-islanding delay and relay timing uncertainty.

Typical Ranges:
Residential PV feeder (≤1 MW)
2.0 – 2.4 s
Industrial microgrid (5–20 MW)
2.1 – 2.7 s
⚠️ t_min ≤ 3.0 s (to meet IEEE 1547-2018 fault ride-through requirements)

Effective Coordination Margin

Δt = t_upstream − t_downstream − CTI

Quantifies actual time separation between relay operations; must remain ≥ 0 under all fault scenarios and inverter states.

Typical Ranges:
Valid coordination
0.05 – 0.35 s
Marginal coordination (requires review)
0.00 – 0.04 s
⚠️ Δt ≥ 0.05 s for all bolted and arcing faults at 95% of protected zone length

🏭 Engineering Example

Kauai Island Utility Cooperative (KIUC) – Kapaia Solar + Battery Microgrid

N/A (electrical system — replace with system context)
T_AI
1.8 s (UL 1741 SB certified)
CTI_min
0.42 s
Relay_curve
Custom 'Microgrid-VI' (IEC Very Inverse with 0.35 s minimum time)
I_fault_peak
1.35 × I_rated
I_fault_200ms
0.18 × I_rated

🏗️ Applications

  • Islanded microgrid protection
  • Utility-distributed energy resource interconnection
  • Critical facility resilience (hospitals, command centers)

📋 Real Project Case

Naval Base San Diego Island Microgrid Protection Retrofit

US Navy microgrid integrating 4.2 MW solar PV, 3.5 MWh BESS, and diesel backup on isolated island infrastructure

Challenge: Legacy overcurrent relays failed to coordinate during low-voltage ride-through events; false trippin...
Read full case study →

🎨 Technical Diagrams

T_AI = 1.8 sRelay A (upstream)Relay B (downstream)Coordination Window = T_AI + CTI
IEC VI CurveCustom Microgrid-VIFault Current Decay (I_sc(t))t=180ms

📚 References